Mon, 28 Oct 2013 23:59:59 -0700 |
Mike Pavone |
Pull shader file names from config file.
|
Mon, 28 Oct 2013 23:50:28 -0700 |
Mike Pavone |
Move shader files to their own directory. Read shaders from /.config/blastem/shaders or from path_to_exe/shaders instead of the current working directory.
|
Mon, 28 Oct 2013 21:48:46 -0700 |
Mike Pavone |
Extract function to determine executable directory from load_config so it can be used elsewhere
|
Mon, 28 Oct 2013 19:37:30 -0700 |
Mike Pavone |
Allow OpenGL support to be disabled at compile time. Move generic utility functions out of config.c
|
Mon, 07 Oct 2013 10:02:08 -0700 |
Mike Pavone |
Initial implementation of sprite overflow and sprite collision status register flags
|
Fri, 04 Oct 2013 20:16:18 -0700 |
Mike Pavone |
Add support for UI bindings on gamepad buttons and dpads
|
Sun, 27 Oct 2013 22:08:02 -0700 |
Mike Pavone |
Merged OpenGL branch
|
Sun, 27 Oct 2013 22:07:43 -0700 |
Mike Pavone |
Close OpenGL feature branch
opengl
|
Sun, 27 Oct 2013 21:58:03 -0700 |
Mike Pavone |
Enable fullscreen mode in OpenGL renderer
opengl
|
Sun, 27 Oct 2013 21:41:21 -0700 |
Mike Pavone |
Support interlace mode with OpenGL backend
opengl
|
Sun, 27 Oct 2013 01:29:50 -0700 |
Mike Pavone |
Basic OpenGL rendering is working
opengl
|
Sat, 26 Oct 2013 22:38:47 -0700 |
Mike Pavone |
Update opengl branch from default. Fix build breakage unrelated to merge
opengl
|
Thu, 03 Oct 2013 21:22:05 -0700 |
Mike Pavone |
Add an FPS counter to the title bar
|
Thu, 03 Oct 2013 21:21:47 -0700 |
Mike Pavone |
Follow amd64 ABI stack alignment requirements in places it matters so we can call sprintf with floating point arguments without crashing
|
Thu, 03 Oct 2013 21:20:29 -0700 |
Mike Pavone |
Add support for test instruction to x86 generator library
|
Tue, 01 Oct 2013 23:51:16 -0700 |
Mike Pavone |
Implement turbo/slow motion feature that overclocks or underclocks the entire system at the push of a button
|
Wed, 18 Sep 2013 19:10:54 -0700 |
Mike Pavone |
Theoretically more correct timing of Z80 bus request
|
Tue, 17 Sep 2013 19:10:00 -0700 |
Mike Pavone |
Set VBLANK flag in status register when display is disabled
|
Tue, 17 Sep 2013 09:45:14 -0700 |
Mike Pavone |
Implement HV counter latch
|
Tue, 17 Sep 2013 00:42:49 -0700 |
Mike Pavone |
Implement funny behavior for DMA fill to CRAM and VSRAM. Return VSRAM address 0 for reads to VSRAM at >= 40
|
Tue, 17 Sep 2013 00:11:45 -0700 |
Mike Pavone |
Fix DMA fill so that it does not cause observable changes to the FIFO. Get DMA copy mostly correct from an observable ffect perspective. DMA copy probably does not reflect internal implementation still given that evidence seems to suggest no FIFO usage at all.
|
Mon, 16 Sep 2013 09:44:22 -0700 |
Mike Pavone |
Partial fix for DMA copy
|
Sun, 15 Sep 2013 23:49:09 -0700 |
Mike Pavone |
Clear the low 2 bits of CD when a register is written to
|
Sun, 15 Sep 2013 23:40:18 -0700 |
Mike Pavone |
Don't allow register writes to regs above when in Mode 4
|
Sun, 15 Sep 2013 23:33:24 -0700 |
Mike Pavone |
Remove read pending stuff, that had been added in an attempt to fix CRAM/VSRAM undefined bit results. Set number of bits actually saved in VSRAM to 11
|
Sun, 15 Sep 2013 23:00:17 -0700 |
Mike Pavone |
Implement undocumented 8-bit VRAM read
|
Sun, 15 Sep 2013 22:43:01 -0700 |
Mike Pavone |
Fix VSRAM reads
|
Sun, 15 Sep 2013 22:20:43 -0700 |
Mike Pavone |
Implement FIFO as a ring buffer so the behavior of reads from invalid CRAM and VSRAM bits can be implemented properly
|