log m68k_core_x86.c @ 2054:8ee7ecbf3f21 segacd

age author description
Tue, 18 Jan 2022 00:03:50 -0800 Michael Pavone Implement enough of Sega CD gate array and Sub CPU to pass Sik's Mode 1 test ROM segacd
Wed, 10 Jun 2020 19:08:41 -0700 Michael Pavone Fix cycle timing of a number of 68K instructions
Sat, 25 Apr 2020 18:10:40 -0700 Michael Pavone Fix instruction timing for addq.w #i, (ay) in dynarec