Sun, 21 Feb 2021 14:35:16 -0800 |
Michael Pavone |
Implement TMSS ROM and cart mapping register
|
Sat, 09 May 2020 23:39:44 -0700 |
Michael Pavone |
Merge from default
mame_interp
|
Fri, 08 May 2020 11:40:30 -0700 |
Michael Pavone |
Add an event log soft flush and call it twice per frame in between hard flushes to netplay latency when there are insufficient hardware updates to flush packets in the middle of a frame
|
Wed, 29 Apr 2020 01:00:57 -0700 |
Michael Pavone |
WIP netplay support
|
Sat, 18 Apr 2020 11:42:53 -0700 |
Michael Pavone |
Merge from default
mame_interp
|
Wed, 25 Mar 2020 22:59:59 -0700 |
Michael Pavone |
Some partial work on TMSS registers, more accurate open bus locations and implement machine freezes for unmapped areas in the IO region
|
Tue, 12 Mar 2019 21:59:52 -0700 |
Michael Pavone |
Remove MAME Z80 core in favor of my new Z80 core
mame_interp
|
Fri, 01 Mar 2019 14:17:29 -0800 |
Michael Pavone |
Merge from default
mame_interp
|
Sat, 16 Feb 2019 13:15:09 -0800 |
Michael Pavone |
Fix size of relocated Z80 bank register field
|
Sun, 10 Feb 2019 11:58:23 -0800 |
Michael Pavone |
Initial attempt at interrupts in new Z80 core and integrating it into main executable
|
Thu, 24 Jan 2019 19:15:59 -0800 |
Michael Pavone |
Merge from default
mame_interp
|
Sat, 05 Jan 2019 00:58:08 -0800 |
Michael Pavone |
Merge from default
segacd
|