log cpu_dsl.py @ 1715:4fd84c3efc72

age author description
Tue, 29 Jan 2019 23:56:48 -0800 Michael Pavone Implement 16-bit addition in new Z80 core along with necessary CPU DSL fixes to make them work right
Tue, 29 Jan 2019 22:16:57 -0800 Michael Pavone Implement parity flag calculation type
Tue, 29 Jan 2019 21:26:39 -0800 Michael Pavone Actually correct overflow flag calculation in CPU DSL
Mon, 28 Jan 2019 22:56:43 -0800 Michael Pavone Fix sbc and implement carry/overflow flags for it in CPU DSL