Mercurial > repos > blastem
graph
-
Implement FIFO latency and improve DMA accuracyTue, 10 Sep 2013 00:29:46 -0700, by Mike Pavone
-
Revert change to VBLANK flag timing based on new direct color DMA testSun, 08 Sep 2013 20:48:33 -0700, by Mike Pavone
-
Remove extra 68K/VDP cycle syncSun, 08 Sep 2013 20:47:01 -0700, by Mike Pavone
-
Fix bit instruction timingSun, 08 Sep 2013 20:46:25 -0700, by Mike Pavone
-
Initial work on GDB remote debugging supportWed, 04 Sep 2013 19:34:19 -0700, by Mike Pavone
-
Added analysis script used for investigating direct color DMA timingMon, 02 Sep 2013 01:03:08 -0700, by Mike Pavone
-
Fix per-column scrolling bugMon, 02 Sep 2013 01:02:18 -0700, by Mike Pavone
-
Adjust VBLANK flag and refresh timing to be in line with logic analyzer and visual observations of direct color DMA demos. Remove debug print statements.Mon, 02 Sep 2013 00:20:56 -0700, by Mike Pavone
-
MergeSun, 01 Sep 2013 14:27:17 -0700, by Mike Pavone
-
Added support for saving savestates. Added gst savestate format test harnessFri, 26 Jul 2013 19:55:04 -0700, by Mike Pavone
-
Fix bug that caused a DMA fill to start after another DMA operation completed if the FIFO is not emptySun, 01 Sep 2013 12:11:28 -0700, by Mike Pavone